


System Block Diagram of GM7



POWER


REGULATOR +1.5V_SUS/+0.75V_DDR_VTT	PG 30	CPU VCORE	PG 29
+1.05V_RUN	PG 32	DC/DC +3.3V_ALW/+5V_ALW/ +15V_ALW	PG 33
+1.1V_RUN_VTT	PG31	AC/BATT CONNECTOR	PG 37
SYSTEM RESET CIRCUIT	PG 27	GFX UMA	PG 34
BATT CHARGER	PG 28	+1.8V_RUN	PG 35
RUN POWER SW +3.3V_SUS/+5V_SUS +5V/+3.3V/+1.8V	PG 36		

Quanta Computer Inc.
Project Name: **XM2**





Title: MB Block Diagram

Size: Document Number: XM2_MB Rev D

Date: Friday, January 15, 2010 Sheet 1 of 40



Realtek: 0.1uFx3pcs, 22uFx1pcs
IDT: 0.1uFx2pcs, 10uFx1pcs













Quanta Computer Inc.
Project Name: **GM7B**

Title: Clock Gen


Size: Document Number GM7B Rev D

Date: Friday, January 15, 2010 Sheet 2 of 40





AUBURDALE PROCESSOR (POWER)








The Clarkfield processor's PCI Express 2.0 jitter specifications. Intel recommends placing a 3.0k +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.





	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed
CFG7 (Clarkfield (only for early samples pre-ES1)	Common motherboard design	For early samples pre-ES1 CFD



IBEX PEAK-M (HDA, JTAG, SATA)





INVRMEN - Integrated SUS 1.1V VRM Enable
 High - Enable Internal VRs

0 ohm resistor within 0.5 inch of pin








GPIO




S3 Power reduce

SV_SET_UP 1-X High = Strong (Default)







- X_A4 VSS_NCTF_1
- X_A49 VSS_NCTF_2
- X_A5 VSS_NCTF_3
- X_A50 VSS_NCTF_4
- X_A51 VSS_NCTF_5
- X_A53 VSS_NCTF_6
- X_B1 VSS_NCTF_7
- X_B2 VSS_NCTF_8
- X_B52 VSS_NCTF_9
- X_B53 VSS_NCTF_10
- X_B53 VSS_NCTF_11
- X_B53 VSS_NCTF_12
- X_B53 VSS_NCTF_13
- X_B53 VSS_NCTF_14
- X_BH1 VSS_NCTF_15
- X_BH2 VSS_NCTF_16
- X_BH2 VSS_NCTF_17
- X_BH3 VSS_NCTF_18
- X_BH3 VSS_NCTF_19
- X_BH3 VSS_NCTF_20
- X_BH3 VSS_NCTF_21
- X_BH3 VSS_NCTF_22
- X_BH3 VSS_NCTF_23
- X_BH3 VSS_NCTF_24
- X_BH3 VSS_NCTF_25
- X_BH3 VSS_NCTF_26
- X_D1 VSS_NCTF_27
- X_D2 VSS_NCTF_28
- X_D3 VSS_NCTF_29
- X_E1 VSS_NCTF_30
- X_E3 VSS_NCTF_31

ibexPeak-M_Rev0_9





IBEX PEAK-M (GND)















	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1


Note:
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34




Fixed SO-DIMM VREF_DQ (M1): Default schematic-laptop.blogspot.com









For EC 8Mbit (1M Byte)



RTC BATTERY







For PCH 64Mbit (8M Byte), SPI



iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)






Config 0	Config 1	GM7/GM7B	USB_BACK_EN#	USB Power EN#	GM7/GM7B
0	0	UMA	0	0	SSI (X00)
0	1	Studio Switchable	1	0	PT (X01)
1	0	Studio Discrete	0	1	ST (X02)
			0	0	QT (X00)
			0	0	(A01)

Quanta Computer Inc.
Project Name: **XM2**


Title: CoverPage

Size	Document Number	Rev
	XM2_MB	D

Date: Friday, January 15, 2010 Sheet 20 of 40




USB IO 40 pins




MMB & Power Board 12pins




Cap LED/BAT/WLAN LED on MMB will be control by MMB IC





Support Dell BT3xx series module Bluetooth WTB Conn




SATA Connector.



ODD Connector



3-axis Fall Sensor (HDD data protector)






Quanta Computer Inc.

PROJECT : Calpella UMA

Size	Document Number	Rev
	SATA (HDD&ODD)	1A

Date: Friday, January 15, 2010 Sheet 23 of 40


Touch Pad



100P CAPS CLOSE TO JKB1



Key board illumination

+KB_LED power trace width >10 mil






Touch Screen Module

- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect according to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
 2. Maximum cable resistance on VCC, GND should be 150m ohm.
 3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Battery status.




schematic-laptop.blogspot.com


HDD activity LED.






Power button for Engineer




3VALW ON POWER LOGIC










0907 Steg: Need to check C484 if needed





1. Place C160 close to EMC1422
 2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy












TON	PR67 = 620K
FREQ	400K



VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
GND	Non-tracking discharge

VDDQ output voltage selection

FB	VDDQ (V)	VTTREF and VIT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	0.75V < VDDQ < 3.3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	Off (discharge)	Off (discharge)	Off (discharge)




TON	PR74 = 232K
FREQ	339K

Quanta Computer Inc.
 Project Name: **XM2**

Title: CoverPage

Size: Document Number XM2_MB Rev D

Date: Friday, January 15, 2010 Sheet 31 of 39



+1.05_RUN
TDC : 4.9A
Peak: 7.0A
OCP : 7.7A


TON	PR91 = 232K
FREQ	333K

Quanta Computer Inc.
 Project Name: **XM2**

Title: CoverPage

Size: Document Number XM2_MB Rev D

Date: Friday, January 15, 2010 Sheet 32 of 39




Quanta Computer Inc.
Project Name: **XM2**


Title: CoverPage


Size: Document Number XM2_MB Rev D

Date: Friday, January 15, 2010 Sheet 33 of 39








 Quanta Computer Inc. PROJECT : GM6 UMA MB		Rev 1A
Date:	Friday, January 15, 2010	Sheet 34 of 39







 Quanta Computer Inc. Project Name: XM2		Title	
		CoverPage	
Size	Document Number	Rev	
	XM2_MB	D	
Date: Friday, January 15, 2010		Sheet	36 of 39



Reserve discharge path



 Quanta Computer Inc. Project Name: XM2		
Title: CoverPage		
Size: Document Number	XM2_MB	Rev D
Date: Friday, January 15, 2010	Sheet 37	of 39

